
PIC18CXX8
DS30475A-page 10
Advanced Information
2000 Microchip Technology Inc.
FIGURE 1-1:
PIC18C658 BLOCK DIAGRAM
Power-up
Timer
Oscillator
Start-up Timer
Power-on
Reset
Watchdog
Timer
Instruction
Decode &
Control
OSC1/CLKI
OSC2/CLKO
MCLR
VDD, VSS
PORTA
PORTB
PORTC
RA4/T0CKI
RA5/AN4/SS/LVDIN
RB0/INT0
RB7:RB4
RC0/T1OSO/T13CKI
RC1/T1OSI
RC2/CCP1
RC3/SCK/SCL
RC4/SDI/SDA
RC5/SDO
RC6/TX/CK
RC7/RX/DT
Brown-out
Reset
USART
Comparator
Synchronous
BOR
Timer1
Timer2
Serial Port
RA3/AN3/VREF+
RA2/AN2/VREF-
RA1/AN1
RA0/AN0
CAN Module
Timing
Generation
10-bit
ADC
RB1/INT1
Data Latch
Data RAM
( 1.5 K )
Address Latch
Address<12>
12
Bank0, F
BSR
FSR0
FSR1
FSR2
inc/dec
logic
Decode
4
12
4
PCH
PCL
PCLATH
8
31 Level Stack
Program Counter
PRODL
PRODH
8 x 8 Multiply
WREG
8
BITOP
8
ALU<8>
8
Address Latch
Program Memory
(32 Kbytes)
Data Latch
20
21
16
8
Table Pointer<21>
inc/dec logic
21
8
Data Bus<8>
TABLELATCH
8
IR
12
3
ROMLATCH
Timer3
PORTD
RD7/PSP7:RD0/PSP0
CCP2
RB2/INT2
RB3/INT3
PCLATU
PCU
Precision
Reference
Bandgap
PORTE
PORTF
RF6/AN11:RF0/AN5
PORTG
RG0/CANTX1
RG1/CANTX2
RG2/CANRX
RG3
RG4
Timer0
CCP1
RF7
RE6
RE7/CCP2
RE5
RE4
RE3
RE2/CS
RE0/RD
RE1/WR
LVD
RA6